Low Power with Fast Wake-Up and Single Power Supply for Voice-Input Remote Controls

Product Overview

The CX20823 mono ADC is a single-channel ADC that optimizes system cost and performance for near field voice input applications. The low-power device includes an audio ADC and integrated power management that allows the device to operate from a battery power supply directly. A very low-power disable state of \(<1\mu\text{A}\) extends battery life, and a fast wake-up time of \(<50\text{ms}\) ensures capture of all voice commands. The low cost and optimized performance make the CX20823 ideal for voice-input remote controls for SmartTVs, STBs, and Smart appliances.

To reduce system cost, the CX20823 has integrated power management capability that allows the device to operate from a single power supply input that can be floating from 1.71V to 3.6V. Hence, the device can operate directly from 2AA batteries. The CX20823 also includes a programmable, low-noise microphone bias voltage output to power the microphone directly. These power management features eliminate the requirement for an external LDO to power the ADC and the microphone, reducing system cost.

An ENABLE pin on the device is used to completely power down the device and microphone, and allows the device to enter an extremely low power state as it consumes less than 1\(\mu\text{A}\) and extends the battery life of the remote. Coupled with this very low power standby state is the ability for the device to wake up in \(<50\text{ms}\). The very fast wake-up time ensures that the initial voice command of the user is properly processed.

The CX20823 is available in a 3x3mm, 20-pin, QFN package.

Key Features

- Low-power audio ADC with 94dB SNR and –80dB THD
- Support for audio line input
- Power consumption:
  - \(<1\mu\text{A}\) in standby
  - \(<8\text{mW}\) all-on
  - Resume play from standby in \(<50\text{ms}\)
- Integrated LDOs allow operation from a single, floating battery supply directly (VDDMIC) 1.71V to 3.6V
- \(\text{I}^2\text{S}\) voltage level can be independent from the chip power supply
- Differential or single-ended microphone/line inputs with low-noise programmable gain pre-amp—PGA gain 6dB to 24dB in 1dB steps
- Low-noise microphone bias voltage; programmable up to 90% of VDDMIC
- On-chip frac-N PLL for flexible clocking options
- Two programmable biquads that are configurable as Q-notch, high pass, low pass, or other type of filters
- DRC with gain
- DC blocking filter
- Two-wire \(\text{I}^2\text{C}\) slave control interface
- Configurable \(\text{I}^2\text{S}\) audio data interface supports:
  - Master and slave configurations
  - Sample rates of: 8kHz, 16kHz, 24kHz, 32kHz, and 48kHz
  - Sample widths of: 8, 16, and 24 bits
  - \(\text{I}^2\text{S}\), left-justified, right-justified, PCM, and TDM modes
- 3x3mm, 20-pin QFN package

System Block Diagram
Electrical Specifications

Test Conditions:
- AVDD18 = 1.8V
- VDDMIC= 2.8V
- DVDD1 2 = 1.2V
- 25°C
- fin = 1kHz
- fs = 16kHz
- 24-bit audio data

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input full-scale signal level</td>
<td>Single-ended PGA gain = 0dB</td>
<td>-</td>
<td>0.5</td>
<td>-</td>
<td>Vrms</td>
</tr>
<tr>
<td>MIC PGA input-referred noise floor</td>
<td>A-weighted PGA gain = 24dB</td>
<td>-</td>
<td>–115</td>
<td>-</td>
<td>dBV</td>
</tr>
<tr>
<td>ADC SNR</td>
<td>A-weighted PGA gain = 0dB</td>
<td>-</td>
<td>94</td>
<td>-</td>
<td>dB</td>
</tr>
<tr>
<td>ADC THD+N</td>
<td>–1dBFS PGA gain = 0dB</td>
<td>-</td>
<td>–80</td>
<td>-</td>
<td>dB</td>
</tr>
<tr>
<td>Micbias Voltage level</td>
<td>0.65x VDDMIC</td>
<td>0.9x VDDMIC</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Micbias current sourcing capability</td>
<td></td>
<td>-</td>
<td>-</td>
<td>3</td>
<td>mA</td>
</tr>
<tr>
<td>Micbias output integrated noise</td>
<td>A-weighted</td>
<td>-</td>
<td>–110</td>
<td>-</td>
<td>dBV</td>
</tr>
<tr>
<td>MCLK frequency</td>
<td>6</td>
<td>50</td>
<td></td>
<td></td>
<td>MHz</td>
</tr>
</tbody>
</table>

Recommended Operating Conditions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Digital core supply VDDCORE (internally generated)</td>
<td>0.9</td>
<td>1.0</td>
<td>1.1</td>
<td>V</td>
</tr>
<tr>
<td>Analog supply AVDD (internally generated)</td>
<td>1.62</td>
<td>1.8</td>
<td>2.0</td>
<td>V</td>
</tr>
<tr>
<td>VDDMIC (Micbias/LDO supply)</td>
<td>1.71</td>
<td>3.6</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VDDIO</td>
<td>1.62</td>
<td>3.6</td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>